Digital system simulation with VHDL in a high-level synthesis system
نویسنده
چکیده
This paper presents the use of VHDL to simulate the intermediate design representation in a high-level synthesis system. The design representation is captured by an extended time Petri net notation and is used throughout the synthesis process. We have developed an algorithm to convert the design representation into a VHDL description. As a result, digital system designs can be simulated together with the behavioral models of the primitive register-transfer level components which are also described in VHDL. The main feature of our approach is that the intermediate results (as well as the final results) of the high-level synthesis process can be simulated at any time and the simulation results can be used to guide the synthesis process. This work has been supported by the Swedish National Board for Industrial and Technical Development (NUTEK). Published in Microprocessing and Microprogramming, the EUROMICRO Journal, Vol 35, 1992
منابع مشابه
Synthesizable Vhdl Code Generation from Data Flow Graph
This paper discusses how we generate a VHDL code for a DSP application described in a data ow graph(DFG). Because the generated VHDL code contains only synthesizable constructs and implements details of control logics we can easily transform it into a running hardware module using logic synthesis tools. This facility is very useful for DFG based high level system design tools including our code...
متن کاملCase-Based Synthesis of Telecommunication Architectures
As the design of systems has become more complex, promoting rapid prototyping has emerged to be an effective solution to meet the increasing time-to-market demands. Reducing the design time and cost of an electronic system are two main objectives of rapid prototyping. This paper describes a novel design flow for rapid prototyping of telecommunication systems, particularly in the application are...
متن کاملHigh-level modeling using extended timing diagrams - A formalism for the behavioral specification of digital hardware
This paper describes the principles of high level modeling of digital hardware circuits using the Extended Timing Diagrams (ETD) formalism which adds conditions, events, action expressions and particular constraints to traditional timing diagrams. Hierarchy and concurrency are integrated too such that a full top-down design becomes possible, enhancing in the same time the readability. While for...
متن کاملBehavioral modeling for high-level synthesis of analog and mixed-signal systems from VHDL-AMS
High-level synthesis is highly demanded for managing the complexity of analog and mixed-signal system designs. However, synthesis methods are currently in their infancy. The absence of a high-level specification notation is an important limitation for the development of efficient synthesis methods. This paper presents a behavioral model and a VHDL-AMS subset for high-level synthesis of analog a...
متن کاملMethod for Automatic Generation of Rtl in Vhdl Using Decision Diagrams
In recent years, decision diagrams have earned a prominent place in the field of logic design as means of efficient representation of switching function, in terms of needed storage space and processing complexity, especially for the tasks of design, testing and verification of logic circuits. In this paper, we focus on a XML based system for description of the structure of decision diagrams wit...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Microprocessing and Microprogramming
دوره 35 شماره
صفحات -
تاریخ انتشار 1992